Researchers at National Taiwan University have developed a unified model that explains how thickness, defects, interface quality, and roughness together control the behavior of ultrathin oxide transistors. The work, published in Small Structures, provides practical design rules for building low-leakage, normally-off devices suitable for future 3D chip stacking.
Practical design guidelines for atom-thin oxide transistors enable reliable 3D chip integration
